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Abstract — This paper describes the power dissipation analysis and the design of 
an efficiency-improved high-voltage class-D power amplifier. The amplifier adaptively 
regulates its switching frequency for optimal power efficiency across the full output 
power range. This is based on detecting the switching output node voltage level at the 
turn-on transition of the power switches. Implemented in a 0.14µm SOI BCD process, 
the amplifier achieves 93% efficiency at 45W output power, >80% power efficiency 
down to 4.5W output power and >49% efficiency down to 0.45W output power.  
Keywords — Class-D amplifier, Switching frequency, Power efficiency, Switching 
loss, Hard switching, Soft switching, Efficiency optimization, Piezo driver, High 
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I. INTRODUCTION 
High-voltage, high-power class-D amplifiers have gained popularity for audio 
amplification [1-6]. Their higher power efficiency compared to linear amplifiers 
enables the use of small or even no heat sinks when delivering full power. For the 
application area of piezoelectric-actuator drivers [7], where the actuator loads are 
largely capacitive and the reactive power can go to several tens of Watts, class-D 
designs have also demonstrated very high peak efficiency [8].  
However, high power efficiency should be achieved at both maximum power and 
at average power. This is necessitated by the relatively high peak-to-average ratio of 
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audio signals [9]. Consequently the average power level that the amplifier is typically 
operating at can be orders of magnitude lower than the maximum output power.  
Aiming for optimized power efficiency across a certain output power range, the 
output transistor size [10] or the switching frequency, fsw [2] can be chosen for a 
tradeoff between low- and high-power efficiency. Fixing the transistor size and fsw 
results in either the low- or high-power efficiency being suboptimal. Adaptive 
techniques for changing the power transistor size [11] or fsw [12], [13] have been 
proposed for further efficiency enhancement. However, the dynamic power stage 
activation in [11] is not suitable for high-voltage applications because the parasitic 
capacitance at the output node of the power stage is still present for the inactive part 
of the power stage, resulting in the same high switching loss. Varying fsw according to 
the output current only [12], [13] is also suboptimal since the actual power dissipation 
mechanisms are highly dependent on other circuit operating conditions such as the 
output inductor ripple current, as will be explained in the following section. 
 In this paper we propose a switching frequency regulation technique that 
minimizes power dissipation from idle to maximum output power [14]. This is 
achieved by detecting the output switching node voltage level at the turn-on transition 
of the power switches. This information is directly related to the dissipation sources 
and is inherent for getting to the optimal fsw and in turn minimal dissipation, 
independent of circuit operating conditions affecting the output inductor ripple current. 
Adding to [14], the class-D power stage dissipation sources are analyzed and 
modeled in detail. Also, more detailed circuit implementations are discussed. In 
section II we show a detailed modeling of the dissipation sources in a high-voltage 
class-D power stage. The proposed fsw regulation for efficiency improvement is 
described in section III. In section IV, the topology and circuit realization is described. 
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Section V discusses the measurement results and in section VI the conclusions are 
drawn.  
II. CLASS-D POWER STAGE DISSIPATION MODELLING 
A basic class-D power stage topology is shown in Fig. 1. Two N-type DMOSFETs 
are used as power switches and their on/off state is controlled by two gate driver 
circuits. Typically the maximum Vds of the DMOSFETs is much higher than their Vgs, 
therefore the gate driver supply VDD is much lower than the output stage supply VDDP. 
Here we use the three-line ground symbol to represent the off-chip ground, as to 
distinguish it from the on-chip power ground PGND. This is because parasitic 
inductances exist between the on-chip and off-chip power supplies and they also 
poses significant design challenges related to on-chip power supply bounce [1], [6], 
[8]. We choose a single-ended power stage here because a DC bias voltage is 
required for the piezo-actuator load to deform bi-directionally [7]. The following 
dissipation analysis is also directed to this single-ended topology. Bridge-tied-load 
topologies can give different results, yet all the dissipation sources listed here still 
apply. 
The current IL flowing through the power inductor Lout can be divided into two parts: 
the average load current within one switching cycle with value Iout and the inductor 
ripple current with amplitude Irip expressed as [15]: 
Irip=
VDDPD(1-D)
2fswLout
                                                                  (1) 
where fsw is the class-D switching frequency and D is the Vpwm duty cycle. As we 
can see from (1), Irip is influenced by numerous circuit operating parameters. This 
makes the ratio between Iout and Irip also dependent on these parameters. Yet the Iout-
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Irip ratio is important for identifying the different dissipation contributions at changing 
output power levels, as will be discussed in the following subsections. 
A. Class-D Power Stage Dissipation Sources 
The main dissipation sources in a class-D power stage are listed in TABLE I. 
Among them, conduction loss Pcon is due to Iout (assumed to be constant in this 
analysis) flowing through the on resistance of the power transistors (ron) and the 
equivalent series resistance of Lout (resr),  
Pcon=Iout
2 (ron+resr)                                                            (2) 
Ripple loss PIrip is caused by the Irip conduction in ron and resr, as well as the 
magnetic core loss in Lout. Assuming Iout is constant during one switching cycle with 
the triangle Irip superimposed on it, the conduction loss contribution of Irip can be 
expressed as, 
PIrip,cond=
1
3
Irip
2 (ron+resr)                                                           (3) 
Here the 1/3 coefficient for PIrip,cond comes from the triangle wave nature of Irip, 
compared to the constant Iout used in Pcon in (2). 
There is also magnetic core loss, related to the hysteresis of the B-H loop of the 
inductor core material. This loss is the unrecoverable part of the energy required for 
the changing magnetization of the core material and is expressed as [16], 
   PIrip,core=K(Vol)(fsw)x(∆B)y                                                        (4) 
where K is a constant for core material, Vol is the core volume, x is the power factor 
for fsw and y is a power factor for the changing magnetic flux density with amplitude 
∆B. The changing magnetic field ∆H, which varies together with ∆B following the B-
H curve, is directly proportional to Irip. Thus by adopting x=1 and y=2 as a simplified 
power factor [18], (4) can be rewritten using Irip as. 
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   PIrip,core=
1
3
Irip
2 req                                                                (5) 
with req= 3K(Vol)fsw being the equivalent resistance for the core loss contribution. It is 
worth noting that even though req is proportional to fsw, PIrip,core  is still inversely 
proportional to fsw, because Irip is inversely proportional to fsw according to (1). 
    Further combining the Irip-induced conduction loss (3) and magnetic core loss (5),  
PIrip=
1
3
Irip
2 (ron+resr+req)                                                         (6) 
Gate driver loss Pg results from charging/discharging the gate capacitance of 
MHS/MLS when turning MHS/MLS on/off. Pg for MHS and MLS combined can be 
expressed as:, 
Pg=QgVDDfsw                                                                    (7) 
where Qg=∫ Cg(V)dVVDDPGND  with Cg the total gate capacitance of MHS and MLS. Total 
gate charge instead of the gate capacitance is adopted here for easier and more 
precise power loss calculation because the parasitic capacitances of a power 
MOSFET show large variations over changing bias conditions [19]. 
Both the capacitive loss Pcap and the switching loss Psw are induced by the 
switching at the pulse-width-modulated (PWM) output node Vpwm. With a high-voltage 
VDDP, Pcap+Psw can be significant. Yet whether these two dissipation sources exist, 
depends on the Vpwm switching waveforms and consequently on the Iout-Irip amplitude, 
as will be discussed in detail in the following. 
B. Vpwm-Switching-Induced Power Loss Analysis 
Depending on the inductor current direction and amplitude at the moment of 
switching, three Vpwm switching types can be identified as follows (using Vpwm low-to-
high transitions for illustration): 
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1) Hard switching (HSw). As shown in Fig. 2, the inductor current IL is flowing out of 
the power stage as MLs is turned off at t0. During the dead time td, when both MHS and 
MLS are kept off, IL has nowhere to go but through the body diode of MLS. As a result 
Vpwm will stay near PGND. This remains until MHS is turned on at t1 when td is finished. 
The switching transition only begins when the current IHS in MHS is large enough to 
provide the sum of three currents: 1. Icap for charging Cpar. 2. the reverse-recovery 
current Irr [4] of the body-diode of MLS, and 3. the inductor current IL. Of these currents 
that contribute to MHS dissipation, the Icap contribution can be expressed as: 
Pcap,HSw= 12 QoVDDPfsw                                                         (8) 
where Qo=∫ Cpar(V)dV
VDDP
PGND  when MHS is on while MLS is off.  
 As for the contribution of Irr and IL, the transition time from t1 to t2 is determined by 
the gate driver pull-up strength [8] and thus the V-I overlap part contributed by IL will 
be dependent on the gate driver design. To simplify the modeling of Psw, we assume 
that the gate driver pull-up strength is large enough to make the transition very fast 
and to satisfy IL*(t2-t1) << Qrr (the reverse recovery charge). Then we get 
Psw,HSw=
1
2
QrrVDDPfsw                                                               (9) 
Pcap,HSw+Psw,HSw then will be the total MHS dissipation during the hard switching 
transition. The reverse recovery charge Qrr is the minority charge stored in the body 
diode of MHS/MLS that needs to be flushed out [4], when the forward conducting 
current flowing through the diode stops. The value of Qrr is related to the amplitude of 
the initial conducting current, the speed at which this current decreases as well as the 
technology in which the DMOS transistor is implemented. 
2) Soft switching (SSw). The switching dynamic changes when IL is flowing into the 
power stage at the transition time, as shown in Fig. 3. In this case when MLS is turned 
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off at to, IL immediately begins to charge Cpar and Vpwm begins to rise. If IL is large 
enough to satisfy  
IL*td≥Qo
'                                                                      (10) 
where Qo
' =∫ Cpar(V)dV
VDDP
PGND  when both MHS and MLS are off, the switching transition 
will finish within the dead time at t1 before MHS is turned on at t2. No V-I overlap in the 
active devices exists and thus Pcap,SSw+Psw,SSw=0.  
3) Partial soft switching (PSSw). Same as in the case of lossless soft switching, IL 
is flowing into the power stage at the transition time, as shown in Fig. 4. When MLS 
turns off, IL also immediately begins to charge Cpar, thus Psw,PSSw=0. However, if the 
value of IL is too low to satisfy (10), Cpar cannot be charged to VDDP within td. MHS is 
turned on to finish the rest of the transition with Pcap,PSSw loss expressed as: 
Pcap,PSSw=
1
2
F2QoVDDPfsw                                                   (11) 
where F represents the ratio of the remaining Vpwm transition that has to be finished 
by the active power switches and is approximated here as: 
 F= (Qo
' -ILtd) Qo
'�                                                                (12) 
To summarize the combined Pcap+Psw for the above three switching transition 
scenarios, we define the inductor current in the direction of flowing out of the power 
stage to be positive, then  
Pcap+Psw=
⎩
⎪
⎨
⎪
⎧
1
2
(Qrr+Qo)VDDPfsw     if Iout-Irip > 0
 0     if Iout-Irip ≤ 0 and �Iout-Irip�*td ≥ Qo'         
1
2
F2QoVDDPfsw  if Iout-Irip ≤ 0 and �Iout-Irip�*td < Qo'                             (13) 
As for the Vpwm high-to-low transition, IL now equals Iout+Irip, which will be always 
flowing out of the power stage for positive Iout. This is a lossless soft switching 
transition when (Iout+Irip)*td≥Qo
'  is satisfied, which is typically the case.  
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Considering the complete switching cycle with a positive Iout as shown in Fig. 5, a 
higher Irip amplitude than Iout results in bidirectional IL and consequently both switching 
transitions are soft switching (Fig. 5(a)), with partial soft switching for the low-to-high 
transition still possible. On the other hand, a lower Irip amplitude than Iout results in 
unidirectional IL, which means the low-to-high transition is hard switching (Fig. 5(b)). 
C. Verification of Loss Analysis 
With analytical expressions for each of the dissipation sources listed in TABLE I as 
in (2), (6), (7) and (13), a comparison can be made between transistor-level power 
dissipation simulation and the analytical model. For the verification, we only consider 
the power loss of the transistors, i.e. resr and req of the power inductor will not be 
considered yet. TABLE II shows a summary of the power stage design parameters [8] 
which have been used in both simulation and analytical models, while TABLE III lists 
the main parameters associated with the power DMOSFETs used in the analytical 
model. 
Fig. 6 shows the comparison between the transistor-level simulation results and 
the analytical model, with two different Iout settings. For the simulations each Iout is set 
at a constant DC output current. The analytical model predicts the dissipation of the 
power switches well across the three different switching scenarios, with fsw varied for 
getting to different Irip such that all three scenarios are covered. The main discrepancy 
between the analytical model and the simulation lies in the PSSw region. This is due 
to the nonlinear Cpar, which makes the remaining voltage and charge ratio F in (12) 
not precise.  
When comparing Fig. 6(a) and Fig. 6(b), we can observe that there exists a 
minimum power dissipation for each Iout case, with different optimal fsw corresponding 
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to them. This further motivates us to investigate when fsw is optimal and how to get to 
it, as will be discussed in the next section. 
III. EFFICIENCY IMPROVEMENT WITH SWITCHING FREQUENCY REGULATION 
A. Dissipation Sources versus Switching Frequency 
Using the analytical loss model developed in section II, the total dissipation Ptotal 
and each of its contributing sources can be analyzed under different load conditions 
with varying fsw. To identify the contributions, we first exclude the magnetic core loss 
of the output inductor, setting PIrip,core=0. The core loss is highly dependent on the 
type and size of the chosen inductor, and its effect will be added separately in the 
next section. 
Fig. 7 shows the contributing dissipation sources for a low output power 
(Iout=100mA, D=0.5). As we can see from Fig. 7, because PIrip is the dominating loss 
at low fsw, Ptotal can be significantly decreased with increasing fsw. This trend continues 
until the gate driver loss Pg becomes comparable with that of PIrip and counteracts the 
decreasing PIrip. Consequently Ptotal flattens out for higher fsw. Further increasing fsw 
across the SSw boundary causes Psw+Pcap to rise significantly due to the high VDDP. 
With the output power increased to a medium level as shown in Fig. 8 (Iout=400mA, 
D=0.5), the same trend can be seen with Ptotal decreasing together with PIrip for 
increased fsw. The SSw boundary is shifted to a lower fsw here because the necessary 
Irip to achieve SSw has increased due to the higher Iout. Also because of this lower fsw 
for achieving SSw, Pg is insignificant compared to the other losses and the immediate 
increase in Psw+Pcap becomes the main dissipation source at higher fsw. As can also 
be seen in Fig. 8, minimum Ptotal is at a frequency slightly higher than the SSw 
boundary. This is because the decrease in PIrip has a stronger effect than the 
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increase in Psw+Pcap in the PSSw region. Yet the decrease is insignificant, 
considering the constant Pcon that constitutes the larger part of Ptotal. In general, the 
minimum in the dissipation curve (assuming negligible Pg) is reached for d(PIrip)/d(fsw) 
= - d(Psw + Pcap)/d(fsw). Since this latter term is very sensitive to fsw in the PSSw region, 
this explains why the minimum dissipation is very close to the soft switching boundary, 
which was already observed in Fig. 6. 
When the output power further increases as shown in Fig. 9 (Iout=800mA, D=0.5), 
SSw cannot be achieved within the fsw range. Also, due to the high VDDP, Psw+Pcap 
increase significantly with increasing fsw. This makes the PIrip contribution not 
important and thus increasing fsw is not beneficial. In this case the class-D amplifier 
should operate with the lowest possible fsw. 
The analysis made above can be summarized into two points, 1) When soft 
switching is possible, increasing fsw till the SSw boundary is beneficial to lower PIrip 
and in turn Ptotal.. Dissipation at that frequency is close to minimal. 2) When SSw 
cannot be realized, minimum Ptotal is achieved at the lowest fsw, where Psw+Pcap is the 
lowest. Based on these two points, achieving minimum dissipation across the full 
output power range means the class-D switching transitions should be at the SSw 
boundary whenever possible. With SSw conditions highly dependent on both Iout and 
Irip, and Irip influenced by numerous factors (e.g. > 5× variation in the 0.05-0.95 duty 
cycle range), an intelligent way to regulate fsw to the SSw boundary is required. 
B. Output Inductor Loss Considerations 
In the analysis made above, only the power loss from the output power transistors 
was considered. Yet the magnetic core loss of the output inductor can also be 
significant, especially when the inductor has to be compact. We take a Coilcraft 
MSS1278T 100µH power inductor [17] as an example here (Isat = 3.12A for 10% drop 
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in L value, 12mm*12mm*7.8mm in volume). Based on power loss data from [18], 
inductor core loss is considered by adding req=0.9Ω∙fsw/100kHz to PIrip. Fig. 10 shows 
the power dissipation versus fsw trend for the same load condition as in Fig. 8 
(Iout=400mA, D=0.5). Compared with Fig. 8, PIrip takes up a higher portion of the total 
loss. Even though total dissipation has practically doubled by including core loss, 
minimum dissipation is achieved at only a slightly higher fsw. Therefore it can be 
concluded that operation on the SSw boundary leads to dissipation very close to 
minimum. This is the basis of the proposed frequency regulation technique. 
C. Switching Frequency Regulation 
To achieve minimum dissipation the amplifier has to be kept at the soft switching 
boundary, but as explained in section II, this point depends heavily on circuit 
parameters and operating point. However, the Vpwm level at the rising edges of 
VHS/VLS can be used to indicate if the amplifier is soft switching. The working principle 
is shown in Fig. 11. Fig. 11(a) shows the SSw waveforms, with Irip larger than 
necessary (excessive PIrip) for eliminating Psw+Pcap. Both Vpwm transitions finish within 
the dead time td and are already at the other supply rail when MHS/MLS turns on. This 
means Irip (and consequently PIrip) could be smaller by increasing fsw. On the other 
hand, for the PSSw case shown in Fig. 11(b), IL is too small to charge Cpar during td, 
and the remaining Vpwm rising transition is accomplished by MHS. Vpwm is not yet at 
VDDP when MHS turns on, indicating the existence of Pcap and fsw should decrease.  
Based on this analysis, the optimal-efficiency fsw adaptation is as follows: 1) When 
during both transitions Vpwm reaches the supply rail before the corresponding VHS/VLS 
rising edge, fsw should increase 2) When for either transition, VHS or VLS rises before 
Vpwm reaches the supply rail,  fsw should decrease. By adapting fsw such that either 
one of the Vpwm switching is at the SSw boundary while the other is fully lossless, 
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minimization of both Psw+Pcap and PIrip is achieved. By further setting a fsw lower limit, 
the system naturally shifts to hard switching at high power, with minimized Psw+Pcap.  
IV. CIRCUIT IMPLEMENTATION 
A. Overall topology 
The implementation of the amplifier is shown in Fig. 12. In this realization, the 
amplifier is based on a 1st-order hysteretic self-oscillating loop [20], [21]. Alternative 
implementations can also use carrier-based topologies [1], by changing fsw of the 
triangle carrier, either continuously or through a frequency plan to control the spectral 
content. fsw is controlled by the hysteretic window voltage Vtune. The power output 
stage works with 80V VDDP, an on-chip regulated 3.3V driver supply and has a 2-step 
level shifter that can handle supply bounce higher than the internal supply [8]. 
B. Switching Frequency Regulation Loop 
The implemented fsw regulation loop together with circuit design parameters are 
shown in Fig. 13. The combined one-shot pulse and charge pump/loop filter 
generates a constant-step ∆Vtune of 30mV for controlling fsw, regardless of the timing 
difference ∆t1 and ∆t2 between Vpwm and VHS/VLS. Subsequently, since fsw is inversely 
proportional to Vtune, the 30mV ∆Vtune controls a ∆fsw=-fsw,0*(30mV/ Vtune,0). With the 
differential Vtune range (Vtune-range) set between 1.08V and 2.7V in this design, fsw can 
change 1/36 to 1/90 from its previous value in each switching cycle. When the 
amplifier is far away from the soft-switching boundary, the loop will regulate the 
switching frequency in the direction of minimizing ∆t1 and ∆t2. When the regulation 
loop reaches steady state, the output stage operates at borderline SSw/PSSw and 
the loop will oscillate between SSw and PSSw on a cycle by cycle basis. Since fsw 
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alternates only 1% - 3% when reaching steady state, it can easily be concluded from 
Fig. 7, Fig. 8 and Fig. 9 that the switching frequency remains very close to optimal. 
When regulating toward steady state, the fsw regulation loop is conceptually similar 
to a sigma-delta loop where the Vpwm level detector can be regarded as the quantizer 
and the CP/LF as a first-order loop filter. Circuit simulations with large output current 
steps have been performed to verify that the fsw regulation loop step response is 
indeed stable. 
  Regarding the tracking speed of the fsw regulation loop, maximum dVtune/dt = 
fsw*∆Vtune. For a sinusoidal Vtune with amplitude ½Vtune-range this means that fVtune,max = 
fsw*∆Vtune /(πVtune,range). For a sinusoidal input signal with fsig, two regulating cycles are 
required, as shown in Fig. 14, resulting in fsig,max = fsw*∆Vtune/(2πVtune-range). With the 
chosen circuit design parameters the maximum fsig tracking ability is set at around 
600Hz, but can be changed to facilitate other tracking speeds. 
C. Circuits 
Fig. 15 shows the Vpwm level detection circuit. At the beginning of a transition, when 
Vpwm is far (up to 80V) from the supply rail, MLSC/MHSC shield the clamps MLSD/MHSD 
from Vpwm. When Vpwm is close to the supply rail, MLSC/MHSC are in the linear region, 
such that M1/M4 can detect if Vpwm is close (less than a VTH) to the supply rail. Control 
signals VLS_detect/VHS_detect are generated in the output stage with their rising edges 
time shifted compared to VLS/VHS such that they only activate MLSC/MHSC for half the 
switching cycle to prevent cross current flow from the supply. For proper control of 
MLSC and MHSC, VLS_detect/VHS_detect are referred to PGND and Vpwm respectively with 
additional level shifter circuits. M4 level shifts to logic levels referred to VSSD. M1-M3 
level shift in 2 steps to deal with the large (> 3.3V) on-chip PGND bounce.  
13 
 
Fig. 16 shows the UP/DN decision logic. The Vpwm status is sampled at the rising 
edge of VHS/VLS for switching noise immunity. The 1 shot for an fsw increase is 
activated if both Vpwm transitions are finished in time while the 1 shot for an fsw 
decrease is activated if either transition is not.  
Fig. 17 shows the charge pump/loop filter for Vtune generation. Since Vtune is at 2× 
the signal frequency fsig (when Iout increases in either direction), Vtune generation is 
fully differential for minimal 2nd-order distortion. For a wide fsw tuning range, Vtune must 
be able to operate near the supply rails. To facilitate this, complementary buffers (M1 
and M2) are used to measure the common-mode voltage of Vtune,p and Vtune,n. 
Corresponding replica buffers (M3 and M4) are applied to the common-mode 
reference voltage VCM. 
V. MEASUREMENT RESULTS 
The amplifier is implemented in a 0.14µm SOI-based BCD process. The chip 
photograph is shown in Fig. 18, with the die measuring 3.4mm×2.5mm. In the layout, 
the power stage and the control blocks are separated to avoid the high switching 
noise associated with the power stage [8] to interfere with the signal path. For chip 
packaging, the same design considerations apply, with the noisy power stage pins 
(VDDP, PGND, Vpwm, gate driver VDD) placed at one side of the packaged chip and the 
pins for the control blocks at the other side. For the PCB, current switching loops [1] 
are separated from the signal path, to minimize noise coupling to the signal. 
For power efficiency measurements, a series-connected 23µF + 1.6Ω is used to 
model the piezo-actuator [7]. Because this load is mostly capacitive at fsig, most of the 
power processed by the amplifier i.e. Vout,rms*Iout,rms (VA), will not be delivered to the 
load. Therefore we observe the dissipation Pd for showing the effectiveness of the fsw 
regulation. The dissipation Pd gives insight into how good the power amplifier is in 
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handling the output current/voltage without dissipating too much itself. Pd includes all 
dissipation: power stage, inductor and control circuits. Fig. 19 shows the measured 
dissipation of the amplifier for a 500Hz sine wave for three fixed Vtune settings and one 
with fsw-regulation enabled at 80V VDDP. The inductor is a Murata 1410478C 100µH 
inductor with 7.8A saturation current. The control blocks use an external 12V VDD and 
the power stage uses an external 80V VDDP. Current drawn from both VDD and VDDP 
supplies are included in Pd. Fig. 19 clearly shows that the amplifier can adjust its fsw 
for lowest dissipation across the whole output power range. Idle power consumption 
is 360mW while for the two lower fsw cases it is 440mW and 690mW, achieving a 
reduction of 18% and 48%. At the highest output power, the amplifier dissipates 
3.66W with adaptive fsw enabled, while for the two higher fsw cases it dissipates 4.5W 
and 5.33W, equivalent to a dissipation reduction of 19% and 31% respectively.  
THD+N at 80V VDDP with the 23µF + 1.6Ω load is displayed in Fig. 20, which is 
below 1.3% for up to 45VA output power. In addition, THD+N is also shown in Fig. 21 
with 60V VDDP where the trend is much clearer.  
The trend for the THD+N performance can be explained as follows: 1) At low 
output power, i.e. modulation depth M < 0.05, THD+N is inversely proportional to fsw 
(see Appendix A). When adaptive fsw is enabled, fsw is regulated to the highest 
possible value, thus resulting in the largest THD+N. 2) When output power is 
increased, the ripple will constitute a smaller part of the load current. And since the 
output node is charged by Iout-Irip and discharged by Iout+Irip, the switching waveform 
becomes increasingly asymmetric at higher output powers [22] until it enters hard 
switching, where the full dead time shows up as distortion. For fixed low switching 
frequencies the ripple is high, so the distortion increase happens at larger output 
powers. For the fsw regulated case, the amplifier is kept borderline soft switching, 
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always producing higher distortion. 3) For high output power (M > 0.2), THD+N for the 
three fixed Vtune settings remain similar. The main reason is that the relative distortion 
introduced by the power switches’ turn-on delay for Vpwm HSw transitions [23] is 
proportional to fsw, while the loop gain for suppressing this error is also proportional to 
fsw [24]. It remains unclear why the fsw regulated case has higher distortion than the 
fixed frequency cases. For applications that require lower distortion, a higher-order 
feedback loop can be used, either for hysteretic feedback [25] or fixed carrier [26], 
[27] topologies. 
A comparison with other high-voltage, high-power class-D designs is shown in 
TABLE IV. For comparison, efficiency with a non-capacitive load (12Ω resistor) is 
measured. The usage of a 12Ω resistor, which has an impedance comparable to a 
23µF capacitor at 500Hz signal frequency, is mainly due to the maximum output 
current capability of the amplifier. In addition, for the capacitive load case we list an 
“efficiency” defined as Vout,rms*Iout,rms/(Pd+Vout,rms*Iout,rms) to show how efficient the 
amplifier is when handling the reactive power. The fsw-regulation technique enables 
this design to achieve best-in-class peak efficiency while significantly outperforming 
the other amplifiers at lower output powers.  
VI. CONCLUSIONS 
For high-voltage class-D amplifiers, different dominating power loss mechanisms 
exist with changing output power level. Simultaneous reduction of the inductor ripple 
current induced loss and the switching-induced loss across the full output power 
range can be achieved with an optimal-efficiency-tracking switching frequency 
regulation loop. This is realized by detecting the output switching node voltage level 
at the turn-on transition of the power switches. The designed amplifier offers the high 
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peak efficiency of existing class-D designs, keeping heat sinks small, while offering 
significant energy savings at lower, much more prevalent, output powers. 
APPENDIX A 
For low output powers where Iout<<Irip and the two Vpwm switching transitions are 
both SSw (Fig. 11(a)), the inductor current IL at the moment of a Vpwm low-to-high 
transition is Iout-Irip while at the moment of a Vpwm high-to-low transition it is Iou+Irip. 
Suppose the parasitic capacitance Cpar at Vpwm is linear, then the Vpwm low-to-high 
transition tiem tLH and the Vpwm high-to-low transition tiem tHL can be expressed as, 
tLH= CparVDDP �Iout-Irip�⁄                                                             (A1) 
tHL= CparVDDP (Iout+Irip)⁄                                                            (A2) 
Due to this unsymmetrical tLH and tHL, the Vpwm output has an error voltage 
compared to the ideal case as shown in Fig. 22. Within one switching cycle T=1/fsw, 
the error voltage caused by tLH and tHL can be expressed as, 
Ve,LH=-0.5VDDPfswtLH                                                              (A3) 
Ve,HL=0.5VDDPfswtHL                                                               (A4) 
Combing A1-A4 and assuming Iout<<Irip, the final error voltage Ve then will be, 
Ve≈-CparVDDP
2 fswIout/Irip
2                                                             (A5) 
By further inserting the Irip expression from (1), 
Ve≈ -4Lout
2 CparIoutfsw
3 �D2(1-D)
2
��                                                      (A6) 
As we can see from (A6), Ve is proportional to fsw
3  for the open-loop power stage 
Vpwm output. Considering that an ideal 1st-order hysteretic-feedback based loop has a 
loop gain proportional to fsw
2  [24], the final closed-loop output error will be proportional 
to fsw for low output power. 
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Figure Captions: 
Fig. 1. Basic topology of a high-voltage class-D power stage. 
Fig. 2. Illustration of a Vpwm hard switching transition, where MHS has to perform the 
transition with V-I overlap. In this case switching-induced loss results in MHS. 
Fig. 3. Illustration of a Vpwm lossless soft switching transition, where the inductor 
current can fully charge Vpwm to VDDP without resorting to the active devices MHS/MLS. 
Fig. 4. Illustration of a Vpwm transition partially completed by MHS, resulting in Pcap. In 
this case the inductor current amplitude is not large enough to fully charge Vpwm to 
VDDP within the dead time. 
Fig. 5. Depending on the relative amplitude of Irip and Iout, it can be that both Vpwm 
switching transitions are soft switching or one of the transitions is hard switching. (a) 
Bidirectional inductor current result in Vpwm low to high transition being soft switching. 
(b) Unidirectional inductor current flowing out of the power stage result in Vpwm low to 
high transition being hard switching. 
Fig. 6. Comparison between analytical model and transistor-level simulation for the 
dissipation of the output stage. (a) Iout=300mA. (b) Iout=400mA. 
Fig. 7. Modeled contribution of each dissipation source with varying switching 
frequency at low output power . PIrip is the dominating dissipation source at low 
switching frequency. Its contribution can be minimized by moving to higher fsw where 
Pg and Psw+Pcap are not yet significant (Iout=100mA, D=0.5). 
Fig. 8. Modeled contribution of each dissipation source with varying switching 
frequency at medium output power (Iout=400mA, D=0.5). 
Fig. 9. Modeled contribution of each dissipation source with varying switching 
frequency at high output power(Iout=800mA, D=0.5). 
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Fig. 10. Modeled total power dissipation with varying fsw when output power inductor 
loss is included (Iout=400mA, D=0.5). 
Fig. 11. Using Vpwm level information at the rising edge of VHS/VLS to indicate whether 
the switching frequency is at the point for reaching minimum dissipation (a) Excessive 
PIrip, fsw should be increased (b) Pcap exists, fsw should be decreased. 
Fig. 12. Topology overview of the class-D amplifier with fsw regulation. 
Fig. 13. Illustration of the implemented switching frequency regulation loop. 
Fig. 14. Illustration of fsig limits with respect to Vtune tracking speed. 
Fig. 15. Vpwm level detection circuit. 
Fig. 16. UP/DN decision logic. 
Fig. 17. Charge pump/loop filter circuit used for the Vtune generation. 
Fig. 18. Chip photograph of the class-D amplifier, the die measures 3.4mm×2.5mm. 
Fig. 19. Dissipation measurements with 80V VDDP, for fsw regulation enabled as well 
as for fixed Vtune settings. For the fixed Vtune cases, fsw is measured in idle. 
Fig. 20. THD+N measurement results with the series-connected 23µF + 1.6Ω load, fsig 
= 500Hz , VDDP = 80V, for fsw regulation enabled as well as for fixed Vtune settings. For 
the fixed Vtune cases, fsw is measured in idle. 
Fig. 21. THD+N measurement results with the series-connected 23µF + 1.6Ω load, fsig 
= 500Hz , VDDP = 60V, for fsw regulation enabled as well as for fixed Vtune settings. For 
the fixed Vtune cases, fsw is measured in idle. 
Fig. 22. Illustration of open-loop output stage Vpwm error when both Vpwm transitions 
are SSw. 
 
Table Captions: 
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TABLE I List of main dissipation sources in a class-D power stage. 
TABLE II Summary of the parameters used in simulation. 
TABLE III Parameters associated with the power DMOSFETs for dissipation 
calculation. 
TABLE IV Performance summary and comparison with other high-voltage, high-
power class-D amplifiers. 
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Fig. 1. Basic topology of a high-voltage class-D power stage.  
 
Fig. 2. Illustration of a Vpwm hard switching transition, where MHS has to perform the transition with V-I overlap. In 
this case switching-induced loss results in MHS. 
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Fig. 3. Illustration of a Vpwm lossless soft switching transition, where the inductor current can fully charge Vpwm to 
VDDP without resorting to the active devices MHS/MLS.  
 
Fig. 4. Illustration of a Vpwm transition partially completed by MHS, resulting in Pcap. In this case the inductor current 
amplitude is not large enough to fully charge Vpwm to VDDP within the dead time. 
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Fig. 5. Depending on the relative amplitude of Irip and Iout, it can be that both Vpwm switching transitions are soft 
switching or one of the transitions is hard switching. (a) Bidirectional inductor current result in Vpwm low to high 
transition being soft switching. (b) Unidirectional inductor current flowing out of the power stage result in Vpwm low 
to high transition being hard switching. 
 
Fig. 6. Comparison between analytical model and transistor-level simulation for the dissipation of the output stage. 
(a) Iout=300mA. (b) Iout=400mA. 
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Fig. 7. Modeled contribution of each dissipation source with varying switching frequency at low output power . PIrip 
is the dominating dissipation source at low switching frequency. Its contribution can be minimized by moving to 
higher fsw where Pg and Psw+Pcap are not yet significant (Iout=100mA, D=0.5). 
 
Fig. 8. Modeled contribution of each dissipation source with varying switching frequency at medium output power 
(Iout=400mA, D=0.5).  
 
Fig. 9. Modeled contribution of each dissipation source with varying switching frequency at high output 
power(Iout=800mA, D=0.5).  
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Fig. 10. Modeled total power dissipation with varying fsw when output power inductor loss is included (Iout=400mA, 
D=0.5). 
 
 
 
Fig. 11. Using Vpwm level information at the rising edge of VHS/VLS to indicate whether the switching frequency is 
at the point for reaching minimum dissipation (a) Excessive PIrip, fsw should be increased (b) Pcap exists, fsw should 
be decreased. 
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Fig. 12. Topology overview of the class-D amplifier with fsw regulation. 
 
Fig. 13. Illustration of the implemented switching frequency regulation loop. 
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Fig. 14. Illustration of Vtune vs. Iout for a capacitive load. 
 
Fig. 15. Vpwm level detection circuit. 
 
 
 
Fig. 16. UP/DN decision logic. 
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Fig. 17. Charge pump/loop filter circuit used for the Vtune generation. 
 
Fig. 18. Chip photograph of the class-D amplifier, the die measures 3.4mm×2.5mm. 
 
VCM
Vtune
UPDN
UP DN
CP/LF CMFB
M1
M2
M3
M4
Vbias,P
Vcas,P
Vbias,P
Vcas,P
Vcas,N
HS & LS 
Power NDMOS FETs
Gate Drivers, On-Chip 
Voltage Regulators and 
Control for Power Stage
fsw 
Control
Hysteretic 
Feedback Loop
29 
 
 
Fig. 19. Dissipation measurements with 80V VDDP, for fsw regulation enabled as well as for fixed Vtune settings. 
For the fixed Vtune cases, fsw is measured in idle. 
 
Fig. 20. THD+N measurement results with the series-connected 23µF + 1.6Ω load, fsig = 500Hz , VDDP = 80V, for 
fsw regulation enabled as well as for fixed Vtune settings. For the fixed Vtune cases, fsw is measured in idle. 
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Fig. 21. THD+N measurement results with the series-connected 23µF + 1.6Ω load, fsig = 500Hz , VDDP = 60V, for 
fsw regulation enabled as well as for fixed Vtune settings. For the fixed Vtune cases, fsw is measured in idle. 
 
Fig. 22. Illustration of open-loop output stage Vpwm error when both Vpwm transitions are SSw. 
 
 
TABLE I. LIST OF MAIN DISSIPATION SOURCES IN A CLASS-D POWER STAGE. 
Dissipation Type Source Analytical Expression 
Conduction loss Pcon Iout conduction (2) 
Ripple loss PIrip Irip conduction (6) 
Gate driver loss Pg 
Charging/discharging the gate 
capacitance of MHS/MLS 
(7) 
Capacitive loss Pcap 
Charging/discharging Cpar on Vpwm 
by MHS/MLS 
(13) 
Switching loss Psw 
During hard switching, V-(IL+Irr) 
overlap dissipated in the power 
switches 
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TABLE II. SUMMARY OF THE PARAMETERS USED IN SIMULATION. 
Parameters Value 
Power Stage Supply VDDP 80V 
Gate Driver Supply VDD 3.3V 
Output Inductance Lout 100µH 
Vpwm Duty Cycle 0.5 
Dead Time td 100ns 
DMOSFET’s size 56000µm/0.75µm 
 
TABLE III. PARAMETERS ASSOCIATED WITH THE POWER DMOSFETS FOR DISSIPATION CALCULATION. 
Parameters 
Values 
(DMOSFET W/L=56000µm/0.75µm) 
Remarks 
On resistance ron 560mΩ On resistance of the DMOSFETs 
Gate Charge Qg 15nC 2*∫ Cg(V)dV
VDD
PGND   
Qo
'  8.5nC 
∫ Cpar(V)dV
VDDP
PGND    
(Both MHS and MLS are off) 
Qo 28nC ∫ Cpar(V)dV
VDDP
PGND  ( MHS is on) 
Qrr �(Iout-Irip)/100mA�∙1.5nC Reverse recovery charge (Iout>Irip) 
 
 
TABLE IV. PERFORMANCE SUMMARY AND COMPARISON WITH OTHER HIGH-VOLTAGE, HIGH-POWER CLASS-D 
AMPLIFIERS. 
Parameters This work [1] [2] [3]  [6] 
Type Piezo Driver Audio Amp. Audio Amp. Audio Amp. Audio Amp. 
VDDP 80V 60V 20V 50V 18V 
Pout,max/Channel 45VA(1) 45W(2) 100W 20W 240W 13W 
Efficiency 
@ Pout,max 
93% 91% >90% 89% N/A 88% 
Efficiency 
@ 0.1* Pout,max 
80% 84% N/A <75% N/A <70% 
Efficiency 
@ 0.01* Pout,max 
49% 51% N/A <30% N/A <30% 
Idle 
Loss/Channel  
(w. output filter) 
0.36W 1.6W 0.5W 2.1W N/A 
THD+N 
0.015% 
(@9VA, 
fsig=100Hz) 
0.94% 
(@45VA, 
fsig=500Hz) 
 
0.017% 
(@1W, 
fsig=1kHz) 
0.01% 
(@10W, 
fsig=1kHz) 
<0.1% 
0.7%  
(@13W, 
fsig=1kHz) 
(1) Load = 23µF+1.6Ω in series, efficiency = Vout,rms*Iout,rms/(Pd+Vout,rms*Iout,rms) 
(2) Load = 12Ω 
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